Abstract-A LVDS receiver with new data recovery design for flattimes input clock frequency, it needs 21 different sampling panel-display (FPD) link is presented. The new delay-selecting phases to implement three-times-oversampling. Implemented technique is used in LVDS receiver to reduce the circuit complexity with fully differential circuit structure, a PLL providing 28 and to save chip power for cost-efricient applications. The different sampling clock phases can be implemented with 14 proposed LVDS receiver with an operation data rate of 1.25 Gb/s VCO cells, as shown in Fig.2 To recover these serial data streams,t h e receiver m ust-==.
clock phases is used to design receiver in this work. By selecting I. INTRODUCTION 21 suitable sampling clock phases from these 28 sampling clock phases to oversample 7 bits serial data stream, the receiver can As the process technologies are continually scaled down, the recover serial data stream correctly. However, the motion of on-chip data rate moves faster than the off-chip data rate. As the selecting suitable sampling clock phases needs a lot of MllXs to result, the interface between chips becomes a significant implement it. To save these M\UXs and to reduce the circuit bottleneck in high-speed data communication. Thus, how to complexity, a new delay-selecting technique is adopted to speed up the data transmission over several inches or even implement the receiver in this work.
meters becomes more and more important.
In the new proposed delay-selecting technique, the receiver Figure 1 shows a typical flat-panel-display (FPD) link will delay input data stream for quarter data step, half data step, application with LVDS interface. The FPD link chipset is a and three-quarters data step, respectively. One suitable delayed family of interface devices specifically configured to support data stream of these three delayed data streams will be selected data transmission from graphics controller to LCD panels. The to cancel the skew between input data stream and input clock. To recover these serial data streams,t h e receiver m ust-==.
generate seven different sampling clock phases to sample serial Figure 1 . Typical flat-panel-display (FPD) link application with LVDS data stream and convert it into parallel data. However, because interface of the channel effect, incorrectly data recovering might be induced by the skew between data channels and clock channel. As data rate is increased, the skew effect becomes more serious. Figure 4 shows the architecture of the LVDS receiver delayed again for quarter, half, and three-quarters data step by designed with the new proposed delay-selecting technique.
the detection window. These delayed data streams will be sampled with seven different sampling clock phases provided by The input buffers are used to convert input signals, input data the PLL. By analyzing these sampled results, the LVDS receiver stream or input clock, from the 3.3V-domain LVDS signals to can detect whether data transition edges happen near the 1.2V full-swing signals. After the input buffer, all signals are sampling points or not, and shift the delay time up or down in the processed in the 1.2-V power domain. The full-swing 1.2V clock next clock period by selecting different delayed data stream in will be sent into PLL. The PLL will lock the input clock and delay selector. The LVDS receiver will keep adjusting the delay provide seven different sampling clock phases. The full-swing time until these sampling points locate in the data stable region.
1.2V input data stream will be sent into delay selector and In FPD link, because the first recovered bit in each clock period detection window. The delay time of each delay cell is quarter must be the serial bit which is most close to the rising edge of the data step time. Each delayed serial bit will be oversampled three input clock [5] , the delay time used to cancel the skew between times in the data sampler. The synchronizer is used to data stream and clock is limited in ±/-half data step.
synchronize these oversampling results. 0.13-ptm 1.2V/3.3V CMOS process, the input buffer is designed to covert 3.3V-domain LVDS signal into 1.2V-domain fullswing signal. Figure 5 shows the modified input buffer. Because LVDS Receiver and the Vdd at the terminal of RI and R2 is 1.2V, the differential D)/alta RcoveryCircuit, lGrcuit3 Qr> Tinput signal at the second stage buffer, n 1 and n2, will be kept Fig. 2(b) . Because the PLL is implemented PLL CLK' B "--hp-" tf'[ CloGh with 14 VCO cells, the delay time of each VCO cell is quarter nl >9| data step time when the PLL locks the input clock. By using the proposed delay-selectiong technique.
5156 cells can be locked at quarter data step time. Figure 6 shows the ddl circuit diagram of the VCO cell [7] .
IV. MEASUREMENT RESULTS
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The designed LVDS receiver has been fabricated in a 0.13-u Ut* pm 1.2V/3.3V CMOS process. Figure 7 shows the layout and
Vln+
Vindie-on-board photo of the fabricated LVDS receiver. Figure 8 shows the measurement setup to verify this LVDS receiver. The V pattern generator sends 7 bits serial LVDS data stream and clock into the test chip, and the test chip will recover these serial data into 7 bits parallel recovered data. These recovered parallel data Figure 6 . Circuit diagram of VCO cell.
and locked clock will be sent out by taper buffers, which are shown in the right-half side of Fig. 4 . Figure 9 shows the input data stream and the expected recovered data at the output nodes. The patter generator sets the first serial bit as cyclic "0101", and both the second and the seventh serial bits are set as cyclic "0011". If the test chip can r recover data correctly, the first recovered bit, DO, will be a cyclic "0101" data stream, and the second recovered bit, DI, and the seventh recovered bit, D6, will be a cyclic "0011 " data stream. Figure 10 shows the measurement result when the data rate is 1.25 Gb/s. DO, DI, and D6 are all recovered correctly. still recovered correctly in Fig. 11(a) . But, when the delay time is Pulse xPaen Gene.ator .n.inlium OsclUospe_ increased to 150 ps, the recovered DO becomes cyclic "0011" and the recovered Dl becomes cyclic "0O10" in Fig. 1(b) l l | 7 = l l lĨ n p u t d a t a p a t t e r n m _ L-tt | C t g l~~~~~~2 nput do6k
M1o M12 recovered Di Figure 9 . Test input pattern and the corresponding correct recovered data with a conventional design, the new proposed LVDS receiver ps at 1.25 Gb/s opereddationadarte. When the delay time is -00 architecture can reduce the circuit complexity, layout area, and ps, these recovered data can be still recovered correctly in Fig. power consumption for flat-panel-display applications. 12(a). But, when the delay time is -650 ps, the recovered DO becomes cyclic "0011" and the recovered D6 becomes cyclic "0101" in Fig. 12(b) . As the result, the skew tolerance of the
